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Wavelet-based automated global image registration (WAGIR) is fundamental for most remote sensing image processing algorithms
and extremely computation-intensive.Withmore andmore algorithmsmigrating from ground computing to onboard computing,
an eﬃcient dedicated architecture of WAGIR is desired. In this paper, a BWAGIR architecture is proposed based on a block
resampling scheme. BWAGIR achieves a significant performance by pipelining computational logics, parallelizing the resampling
process and the calculation of correlation coeﬃcient and parallel memory access. A proof-of-concept implementation with 1
BWAGIR processing unit of the architecture performs at least 7.4X faster than the CL cluster system with 1 node, and at least 3.4X
than the MPM massively parallel machine with 1 node. Further speedup can be achieved by parallelizing multiple BWAGIR units.
The architecture with 5 units achieves a speedup of about 3X against the CL with 16 nodes and a comparative speed with the MPM
with 30 nodes. More importantly, the BWAGIR architecture can be deployed onboard economically.
Copyright © 2009 Baofeng Li et al. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. Introduction
With the rapid innovations of remote sensing technology,
more and more remote sensing image processing algorithms
are enforced to be finished onboard instead of at ground
station to meet the requirement of processing numerous
remote sensing data realtimely. Image registration [1, 2]
is the basis of many image processing operations, such
as image fusion, image mosaic, and geographic naviga-
tor. Considering the computation-intensive and memory-
intensive characteristics of remote sensing image regis-
tration and the limited computing power of onboard
computers, to implement image registration eﬃciently and
eﬀectively with dedicated architecture is of great signifi-
cance.
In the past twenty years, FPGA technology has been
developed significantly. The volume and performance of
FPGA chip have increased greatly to adapt many large-
scale applications. Due to its excellent reconfigurabil-
ity and convenient design flow, FPGA has been the
most popular choice for hardware designers to imple-
ment kinds of application-specific architectures. Therefore,
to implement the remote sensing image registration in
FPGA eﬃciently is just the point of this paper. Though
Carstro-Pareja et al. [3, 4] have proposed a fast auto-
matic image registration (FAIR) architecture of mutual
information-based 3D image registration for medical imag-
ing applications, few works addressing hardware accelera-
tion of the remote sensing image registration have been
reported.
Many approaches have been proposed for remote
sensing image registration. As for hardware implementa-
tion, only the automated algorithms are suitable because
onboard computing demands that the algorithms should
be accurate and robust and operate without manual
intervention. Proposed automated remote sensing image
registration algorithms can be classified into two cate-
gories, CPs-based algorithms [5–12] and global algorithms
[13–22]. In the former, some matched control points
(CPs) are extracted from both images automatically to
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decide the final mapping function. However, the prob-
lem is that it is diﬃcult to automatically determine eﬃ-
cient CPs. The selected CPs need to be accurate, suf-
ficient, and with even distribution. Missing or spurious
CPs make CPs-based algorithms unreliable and unsta-
ble [23]. Hence, CPs-based algorithms are not in our
consideration.
Automated global registration, however, is an approach
that does not rely on point-to-point matching. The final
mapping function is computed globally over the images.
Therefore, the algorithms are stable and robust and easy
to be automatically processed. One of the disadvantages of
global registration is that it is computationally expensive.
Fortunately, the wavelet decomposition helps to relieve this
situation because it provides us a way to obtain the final
result progressively. A wavelet-based automated global image
registration (WAGIR) algorithm for the remote sensing
application proposed by Moigne et al. [13–15] has been
proved to be eﬃcient and eﬀective. In WAGIR, the lowest-
resolution wavelet subbands are firstly registered with a
rough accuracy and a wider search interval, and a local best
result is obtained. Nextly, this result is refined repeatedly after
the iterative registrations on the higher-resolution subbands.
The final result is obtained at the highest-resolution sub-
bands, viz. the original images.
Many parallel schemes of WAGIR are proposed in previ-
ous works, such as parameter-parallel scheme (PP), image-
parallel (IP) scheme, hybrid-parallel (HP) scheme which
merges PP and IP, and group-parallel (GP) scheme [13, 24–
27] which are implemented targeting large, expensive super-
computers, cluster system or grid system that are impractical
to be deployed onboard. In this paper, we propose a
block wavelet-based automated global image registration
(BWAGIR) architecture based on a block resampling scheme.
The architecture with 1 processing unit outperforms the CL
cluster system with 1 node by at least 7.4X, and the MPM
massively parallel machine with 1 node by at least 3.4X. And
the BWAGIR with 5 units achieves a speedup of about 3X
against the CL with 16 nodes and a comparable speed with
the MPM with 30 nodes. More importantly, our work is
targeting onboard computing.
The remainder of this paper is organized as follows. In
Section 2, the traditional WAGIR algorithm is reviewed and
analyzed based on the hierarchy architecture. The proposed
block resampling scheme is detailed in Section 3. And the
architecture of BWAGIR is presented in Section 4. Section 5
gives out the proof-of-concept implementation and the
experimental results with comparison to several related
works. Finally, this paper is concluded in Section 6.
2. Wavelet-Based Automatic Global Image
Registration Algorithm
Image registration is the process that determines the most
accurate match between two images of the same scene
or object. In the global registration process, one image is
registered according to another known standard image. We
refer to the former as input image, the latter as reference
image, the best matching image as registered image, and the
image after each resampling process as resampled image.
2.1. Review of WAGIR Algorithm. WAGIR can be described
as the pseudocode in Algorithm 1. Here assume that the
LL subbands form the feature space; 2D rotations and
translations are considered as search space; the search
strategy follows the multiresolution approach provided by
wavelet decomposition; the cross correlation coeﬃcient is
adopted as similarity metric. Firstly, an N-level wavelet
decomposes the input image and the reference image with
size of M × M into nLLi and nLLr sequences where n
represents corresponding decomposition level. Then NLLi
and NLLr with the lowest resolution are registered with
accuracy of δ2N . A local best combination of rotations and
translations (bestθ, bestX , bestY) is obtained and used as
the search center of registering the next level subbands,
(N − 1)LLi and (N − 1)LLr. And another combination with
accuracy of δ2N−1 is gained. This process iterates until the
overall best result with expected accuracy δ, is retrieved
after registering the original input image (0LLi) and reference
images (0LLr). Finally, a resampling process is carried out to
get the registered image.
At each level, the algorithm shown in Algorithm 2 is
employed to register nLLi and nLLr. The result of previous
level (θC,XC,YC) is used as the search center. For each
combination of rotations and translations, the algorithm
shown in Algorithm 3 is performed to get a resampled
image of nLLr. Then a correlation coeﬃcient is calculated
to measure the similarity between the resampled nLLr and
the nLLi. The combination corresponding to the maximal
correlation coeﬃcient is the best result of current level. The
resampling algorithm is performed by sequentially selecting
one registered image location once, calculating the corre-
sponding coordinate of the selected location in the reference
image, accessing the neighboring 4 × 4 pixel window in the
reference image, calculating the corresponding interpolation
weights according to the computed coordinate, and finally
calculating the pixel value of the selected location by the
cubic convolution interpolation method. The correlation
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Input: input image and reference image
Output: registered image
1 Initialize registration process (wavelet level −N, search scope − rotation
angle: (θscope L, θscope R), horizontal oﬀset: (Xscope L,Xscope R), and
vertical oﬀset: (Yscope L, Yscope L));
2 Perform wavelet decomposition of the input image and reference image;
3 best θ = 0; best X = 0; best Y = 0;
4 step θ = δ2N ; step X = δ2N ; step Y = δ2N ;
5 for (n = N ;n ≥ 0; n−) do
(width, height) = (image width/2n, image height/2n);
//registering at current wavelet level based on the results of previous level.
Perform Register (nLLi, nLLr, best θ, bestX, bestY, step θ, stepX, stepY);
(θscope L, θscope R) = (−step θ, step θ);
(Xscope L, Xscope R) = (−stepX, stepX);
(Yscope L, Yscope R) = (−stepY; stepY);
step θ /=2; stepX /=2; stepY /= 2;
bestX∗= 2; bestY∗= 2; //size of next wavelet subband is twice of current
6 Resample (input image, best θ, bestX, bestY, registered image);
// last resampe to obtain the result image.
7 Over.
Algorithm 1: Main WAGIR algorithm.
Register (the registering algorithm)
Input: nLLi, nLLr, θcenter, Xcenter, Ycenter, stepθ, stepX, stepY
Output: local best θ, bestX, and bestY
1 (angle, x, y) = (θscope L,Xscope L,Yscope L); //control variables
2 max co = −1; // record the maximum correlation
// the registration processing
3 while (angle <= θscope R) do
while (x <= Xscope R) do
while (y <= Yscope R) do
(θC, XC, YC) = (θcenter + angle, Xcenter + x, Ycenter + y);
// resample nLLr with θC, XC, YC to get registered image out
Perform Resample (nLLr, image out, θC, XC, YC);
// compute the correlation betwwen image out and nLLi
corre = Correlation (image out, nLLi);
if (corre > max co) then
max co = corre;
(bestθ, bestX, bestY) = (θC, XC, yC);
y = y + stepY;
x = x + stepX;
y = Yscope L;
angle = angle + stepθ;
x = Xscope L;
4 Over.
Algorithm 2: The registering algorithm.
2.2. Analysis of WAGIR Algorithm. All analysis are based on
a common assumption of the hierarchy architecture shown
in Figure 1. The oﬀ-chip external memory is used to store
the tremendously growing image data. The on-chip memory
serves as an buﬀer to bridge the speed gap between external
memory and accelerator.
In WAGIR, for each possible combination of rotations
and translations, a resampling process is performed, and a
correlation coeﬃcient is calculated to decide which one is the
best transformation between the input image and reference
image. Runtime profiles from a software implementation of
WAGIR listed in Table 1 show that the resampling process
(without the time to compute the correlation coeﬃcient) is
the most time-consuming, and the calculation of correlation
coeﬃcient is essential because each resampling process
corresponds one calculation of correlation coeﬃcient though
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Resample (the resample algorithm)
Input: nLLr; transθ, transX, transY
Output: image out
1 (w, h) = (width/2n, height/2n); //width and height of the input nLLr
//compute the cubic convolution weights for a xLen× tab × yLen× tab template
2 cubicTable (4, 4, tab);
3 for (ty = 0; ty < h; ty++) do
for (tx = 0; tx < w; tx++) do
//The inverse mapping function
x = cos(transθ)∗ (tx − transX −w/2) + sin(transθ)∗ (ty − transY − h/2) + w/2;
y = − sin(transθ)∗ (tx − transX −w/2) + cos(transθ)∗ (ty − transY − h/2) + h/2;
(x int, y int) = (int x, int y);
(x fra, y fra) = (x − x int, y − y int);
(f x, f y) = ((int)(x fra∗tab), (int)(y fra∗tab));
//read the corresponding xLen∗ yLen weights from cubicTable to ct
ct = cubicTable + ( f y ∗ tab + f x)∗mem size;
if ((0 < x int < (w − 2)) && (0 < y int < (h− 2))) then
// read the corresponding xLen× yLen coeﬃcients from nLLr to st
Read (nLLr, x int − 1, y int − 1, xLen, yLen, st);
pixel d = 0;
for (ch = 0; ch < 4; ch++) do
for (cw = 0; cw < 4; cw++) do
pixel d += (∗ct)∗(∗st);
ct++; st++;
if (pixel d > 255) then pixel d = 255;
if (pixel d < 0) then pixel d = 0;
pixel = (char)pixel d;
∗(image out + ty ∗w + tx) = pixel;
4 Over
Algorithm 3: The resampling algorithm.
Table 1: Runtime profiles from a software implementation of
WAGIR (three-level wavelet decomposition, grayscale image, pro-
filing platform is Intel Celeron(R) 1.7GHz CPU, 256M DDR266
SDRAM ×2, Microsoft VC 6.0 and WindowsXP Prof.).
Image size Wavelet dec. Resampling process Correlation cal.
512× 512 0.4 95.6 0.0001
1K × 1K 0.6 94.2 0.0001
2K × 2K 0.6 93.8 0.0000
3K × 3K 0.7 93.7 0.0000
it consumes a little execution time. For example, to register
an input image and a reference image with size of M × M
in search space [θL, θR] × [xL, xR] × [yL, yR], (θR − θL) ×
(xR − xL) × (yR − yL) resampling processes and (θR −
θL) × (xR − xL) × (yR − yL) calculations of coeﬃcient are
needed. For each resampling process, M × M resampling
operations are needed. Though wavelet decomposition can
relieve this situation, the computation requirement remains
significant. Therefore, to accelerate WAGIR is just to acceler-
ate the resampling process and the calculation of correlation
coeﬃcient.
In addition to the great computation requirement,
WAGIR also has great memory requirement. In each resam-
pling process, for each location of the resampled image,
a neighboring 4 × 4 pixel window in the reference image
is needed. That means that 16M2 memory accesses are
required for each resampling process. Meanwhile, a total
of 2M2 accesses are also required for each calculation of
correlation coeﬃcient. Considering the great amount of
resampling processes and calculations of correlation coeﬃ-
cient, the total access amount comes out of a massive num-
ber. Even worse, the whole reference image may be needed
maximally to compute one row pixels of the resampled image
when the rotation angle is ±π/4 as shown in Figure 2. This
demands that the on-chip memory should be capable to
hold the whole image. If not, the amount of memory access
grows significantly. And also, each resampled image should
be buﬀered on-chip because it is needed in calculation of
correlation coeﬃcient. It is infeasible to assign so great on-
chip memory for hardware implementation because of the
mass size of remote sensing images and scarcity of on-chip
memory resources. Therefore, a good memory scheduling
strategy is imperative.
3. Block Resampling Scheme
To accommodate the great computation and memory
requirements of WAGIR, a block resampling scheme is
employed. The foundation is to produce the resampled
image block by block because the computations of diﬀerent
locations are absolutely independent and irrelevant. The
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Block Resample (the block resample algorithm)
Input: nLLr; transθ, transX, transY
Output: image out
1 (w,h) = (width/2n, height/2n); // width and height of the input nLLr
//compute the cubic convolution weights for a xLen × tab × yLen × tab template
2 cubicTable (4, 4, tab);
3 for (s = 0; s <h/S; s++) do
for (r = 0; r <w/S; r++) do
for (ty = 0; ty <S;ty++) do
for (tx = 0; tx <S; tx++) do
//The inverse mapping function
x = cos(transθ)∗ (tx − transX −w/2) + sin(transθ)∗ (ty − transY − h/2) +w/2;
y = − sin(transθ)∗ (tx − transX −w/2) + cos(transθ)∗ (ty − transY − h/2) + h/2;
(x int, y int) = (int x, int y);
(x fra, y fra) = (x − x int, y − y int);
( f x, f y) = ((int)(x fra∗tab), (int)(y fra∗tab));
//read the corresponding xLen∗ yLen weights from cubicTable to ct
ct = cubicTable + ( f y ∗ tab + f x)∗mem size;
if ((0 < x int < ( w − 2)) && (0 < y int < ( h− 2))) then
// read the corresponding xLen× yLen coeﬃcients from nLLr to st
Read(nLLr, x int-1, y int-1, xLen, yLen, st);
pixel d = 0;
for (ch = 0; ch < 4;ch++) do
for (cw = 0; cw < 4; cw++) do
pixel d += (∗ct)∗(∗st);
ct++; st++;
if (pixel d > 255) then pixel d = 255;
if (pixel d < 0) then pixel d = 0;
pixel = (char)pixel d;
∗(image out + ty ∗w + tx) = pixel;
4 Over







Figure 1: Assumption of hierarchy architecture.
pseudocode in Algorithm 4 describes the block resampling
scheme in which the resampled image is computed sequen-
tially in consecutive S× S subblocks.
The reason what causes the great memory requirement
is that the resampled image is generated row by row in
traditional resampling algorithm. This way of computation
results in great scope of preloading the reference image.
According to the mapping function (2), the scope of required
reference image pixels to compute one row pixels of the
resampled image is [0,M] × [0,M] maximally, that is, the
whole reference image. But the scope to compute an S × S
subblock is just [((1 − √2)/2)S, ((1 + √2)/2)S] × [((1 −√
2)/2)S, ((1 +
√
2)/2)S]. Because S  M, the preloading
scope is decreased greatly. Accordingly, the size of required
on-chip memory is reduced significantly:
x = cos(trans θ)∗
(












y = − sin(trans θ)∗
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Another benefit gained from the block resampling
scheme is that the calculations of all pixels within one block




Reference image Registered image
θ
Figure 2: Memory requirement of WAGIR.
only need once preloading, and the amount of memory
access is decreased. In traditional resampling algorithm,
the pixels of reference image must be loaded from the
external memory again and again if there is no enough on-
chip memory to store the whole image. But in the block
resampling scheme, the block size is decided by the available
on-chip memory.
4. The BWAIR Architecture
As mentioned above, the resampling process and the cal-
culation of correlation coeﬃcient account for major of the
execution time. Therefore the BWAIR architecture aims to
accelerate WAGIR by accelerating the resampling algorithms
and the calculation of corresponding correlation coeﬃcient.
The BWAGIR architecture is detailed in Figure 3. The
coordinate calculation module computes the coordinate of
the pixel in reference image corresponding to each location
in the resampled image. The interpolation weights calculation
module is responsible to compute the 16 weights for the 4×4
interpolation window. The reference image RAM controller
loads the neighboring 4 × 4 window. The resampled pixel
calculation module is in charge of computing the values of
resampled pixels. The input image RAM controller loads the
input image pixels for calculation of correlation coeﬃcient.
The correlation calculationmodule computes the correlation
coeﬃcient. And the FIFOs are set to bridge the speed gap
among the modules mentioned above.
Proposed BWAGIR architecture optimizes the resam-
pling process and the calculation of correlation coeﬃcient
by means of parallelizing the resample process and corre-
sponding calculation of correlation coeﬃcient, pipelining all
calculation modules, and parallel memory access.
4.1. Parallelizing Resampling and Calculation of Correlation.
In a standard software implementation, the resampling
process and the calculation of correlation coeﬃcient are
performed sequentially. The calculation of correlation coef-
ficient starts after all the pixels of the resampled image are
produced. This means that the resampled image must be
written back into the external memory or stored in extra on-
chip memory after the resampling and then read back when
calculating the correlation coeﬃcient. Extra memory volume
and memory access are evident.
In BWAGIR architecture, we partition the correlation
calculation into two steps.
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(2) Calculate the final correlation coeﬃcient according to
(1).
This partition can avoid the extra memory volume and
memory access. Once a pixel in the resampled image is
produced, it is computed in step 1 and then discarded. Once
step 1 finishes the calculations of all pixels, the five sums
are sent to step 2 to finalize the calculation of correlation
coeﬃcient. Therefore, the resampling process parallel with
the calculation of correlation coeﬃcient.
4.2. Pipelining. All the calculation modules are pipelined to
improve the system throughput and operating frequency.
As shown in Figure 3, the BWAGIR is divided into four
macrostages according to the processing flow. The first stage
calculates the coordinate of the pixel in the reference image
corresponding to each location of resampled image and
writes the integral and fractional components into according
FIFOs. At the second stage, the Reference Image RAM
Controller reads the neighboring 4 × 4 reference image pixel
window, and at the same time, 16 interpolation weights are
produced by the Interpolation Weights Calculation Module.
Stage 3 calculates the value of each location in the resampled
image by multiplying the pixels with its corresponding
weights and adding these product together. Finally, the
Correlation Calculation Module computes the correlation
coeﬃcient by means described in Section 4.1. With pipelin-
ing, the total time of performing the resampling process and
corresponding correlation calculation once becomes equal to
the product of the worst pipeline stage time and the number
of pixels in the resampled image.
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A BWAGIR resampling processor (FPGA)
Coordinate calculation module 
















































































Figure 3: The BWAGIR architecture.
Table 2: Comparison of the registration time (milliseconds) with the CL cluster system.
Size
CL BWAGIR
1node 2nodes 5nodes 15nodes 16nodes 1unit 5units
512× 512
PP 103.11 51.80 20.82 7.64 6.86
8.7 1.8
IP 102.98 61.00 38.54 27.50 27.44
HP 103.22 51.60 20.83 7.94 8.82
GP 103.22 51.79 20.85 7.25 6.80
1K × 1K
PP 345.93 173.77 69.86 25.62 23.02
39.4 7.9
IP 345.94 187.43 88.72 44.66 43.31
HP 345.90 172.22 69.84 25.01 24.56
GP 345.95 172.32 69.86 24.21 22.90
3K × 3K
PP 2849.95 1445.13 575.63 213.55 192.41
385.7 75.5
IP 2849.88 1440.52 626.68 231.41 218.20
HP 2849.97 1442.60 575.62 207.36 191.83
GP 2849.96 1439.75 576.02 204.50 191.87
4.3. Parallel Memory Access. Parallelizing the resampling
process and calculation of correlation coeﬃcient demands
parallel access to input image and reference image. But the
way of accessing the input image diﬀers with that of accessing
the reference image. The input image is accessed sequentially,
and the reference image is accessed by 4 × 4 window.
Therefore, two external memories are used to store the
input image and the reference image, respectively. And they
are preloaded into the respective on-chip RAMs block by
block.
As mentioned above, the performance of the pipeline is
decided by the worst stage calculation time. The four pipeline
stages diﬀer in data source and operation. The worst case
is the second stage because a 4 × 4 neighborhood, that is,
16 pixels, is loaded from on-chip reference image RAM. If
these pixels are loaded normally, it takes at least 16 cycles
to calculating each location in the resampled image. This
restraints the throughput of the pipeline significantly. As a
rule, multibankmemory organization can settle this problem
by distributing the sequential multiple access to diﬀerent
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Table 3: Comparison of the registration time (milliseconds) with the MPM parallel machine.
Size
MPM BWAGIR
1node 5nodes 15nodes 16nodes 30nodes 1unit 5units
512× 512
PP 39.052 7.917 3.116 2.635 1.714
8.7 1.8
IP 39.051 10.414 5.350 5.022 4.189
HP 39.050 7.917 2.850 2.916 1.564
GP 39.055 7.917 2.750 2.633 1.450
1K × 1K
PP 145.625 29.317 11.318 9.567 6.184
39.4 7.9
IP 145.629 32.188 12.841 12.142 8.683
HP 145.633 29.067 10.117 9.816 5.415
GP 145.633 29.183 10.082 9.665 5.271
3K × 3K
PP 1327.00 276.336 102.926 86.233 68.517
385.7 75.5
IP 1326.24 292.485 105.821 100.466 75.243
HP 1327.25 270.950 91.967 87.015 46.801
GP 1328.00 267.150 88.350 87.717 45.516
memory banks with separate ports. Because the 16 pixels are
not consecutive, it is diﬃcult to distribute them evenly into
16 banks. Therefore, we adopt a compromising strategy that
the on-chip memory for the reference image is divided into 8
banks each of which has three ports—one for write and the
other two for read. This makes convenient to write the 64-bit
word which is composed of 8 consecutive 8 bits pixels into
on-chip memory parallelly and load the 8 pixels (two lines in
the 4 × 4 window) parallelly. Thereby, it takes only 2 cycles
to load the 16 pixels within a window. Though this cannot
match the speed of calculation modules yet (one result, one
cycle), the stage 2 calculation time is decreased by 8 times.
4.4. Parallelizing Multiple BWAGIR Processing Units. The
processing speed of proposed architecture can be further
improved by parallelizing multiple BWAGIR processing
units. There are two ways to achieve this.
(i) Processing multiple blocks belonging to the same resam-
pled image. This way multiplies the preloading scope,
and the on-chip memory volume. Another disadvan-
tage is the data is not utilized suﬃciently because
each preloading only supports the calculation of one
resampled image.
(ii) Processing multiple blocks belonging to diﬀerent resam-
pled images. This way enlarges the preloading scope
a little because the blocks at the same position of
diﬀerent resampled images almost have the same
preloading scope. But the on-chip memory volume is
still multiplied because parallel processing demands
great data memory bandwidth, that is, each pro-
cessor requires an independent data memory. This
parallel can decrease the memory access because
each preloading supports the calculation of multiple
resampled images.
Therefore themore economical way is to processmultiple
blocks which are at the same position of diﬀerent resampled
images.
5. Implementation and Experimental Results
As a proof of concept, the BWAGIR architecture is modeled
with VerilogHDL, simulated withModelSim SE 6.1d, synthe-
sized with Quartus II 6.0, and implemented in an external
prototype board with an Altera EP2S130F1020C3 FPGA.
One BWAGIR unit occupies about 67% ALUTs (70557) and
35% memory bits (2345144) and can operate at a clock rate
of 100MHz. Two Micron MT16LSDT12864AG-1GB PC133
SDRAMs are used as the external memories for input image
and reference image, respectively. And the on-chip memories
for input image and reference image are implemented with
internal memory blocks. The prototype board is connected
to a host computer with a USB cable. Only the registration
component of WAGIR is executed on the board, and the
other components are all performed on the host. Table 2
lists a comparison of the timings between the BWAGIR
architecture and the CL machine which is a cluster system
with 16 nodes; each node is equipped with Pentium4-1.7G
CPU and 512MB local storage, and all nodes are connected
by the 100Mb/s Ethernet. Table 3 lists a comparison of the
timings between the BWAGIR and the MPM machine which
is a massively parallel computer withMIMD architecture and
has 32 processors with 1GB local storage for each processor,
speed of MPM CPU is valued as 1.66 gigaflops/sec, topology
of network is fat tree, and point-to-point bandwidth is
1.2 Gb/s. The images are processed with three-level wavelet
decomposition and registered within the search space of θ ∈
(−16◦, 16◦), x ∈ (−16, 16), y ∈ (−16, 16).
It can be concluded what follows.
(i) The BWAGIR with 5 units may perform more than
5X faster than that with 1 unit because parallelizing
multiple processing units cannot only improve the
execution speed but also reduce the amount of
memory access.
(ii) The BWAGIR with 1 unit outperforms 7.4X at least
over kinds of parallel schemes on the CL with 1
node and 3.4X at least faster than the MPM with 1
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node because the way of memory access cannot fully
benefit from the traditional cache-based memory
architectures present in most modern computers.
(iii) The BWAGIR with 5 units achieves a speedup of
about 3X against the CL with 16 nodes, a speedup
of greater than 1X against the MPM with 16 nodes,
and a comparative speed with the MPM with 30
nodes. This is because numerous communications
between nodes cut down the expected performance
improvement of the parallel schemes.
It should be noted that the timings of BWAGIR with 1
unit is obtained on the prototype board actually, and the
timings of the BWAGIR with 5 units are simulation times
because our board cannot support parallelizing multiple
units with limitation of available volume and number of
FPGAs.
6. Conclusion
WAGIR algorithm for remote sensing application is
extremely computation-intensive and demands execution
times on the order of minutes, even hours, on modern
desktop computers. Therefore a customized FPGA archi-
tecture is proposed in this paper to accommodate the
great computational requirements of the algorithm and the
trend of migration from ground computing to onboard
computing.
To implement the algorithm in FPGA eﬃciently, a
block resampling scheme is adopted to relieve the great
computation and memory requirements. And based on the
block scheme, the proposed BWAGIR architecture derives
its improvement from (1) pipelining all computational
logics, (2) parallelizing the resampling process and calcu-
lation of correlation coeﬃcient, and (3) parallel memory
access. A practical implementation with two standard PC133
SDRAMs, operating at 100MHz, outperforms 7.4X com-
pared to the CL cluster system with 1 node and about
3.4X over the MPM machine with 1 node. This speedup is
derived using just one BWAGIR processing unit. For further
improvement, multiple units can be paralleled to implement
arrays of processing units using VLSI or FPGAs to perform
distributed image registration. Compared with the CL with
16 nodes, the BWAGIR architecture with 5 units can achieve
about 3X speedup. And also it achieves a comparative speed
with the MPM machine with 30 nodes. More importantly,
our architecture can meet the requirement of onboard
computing.
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